

**CPPI LLD**

---

## **Release Notes**

Applies to Product Release: 02.01.00.13  
Publication Date: July, 2018

### **Document License**

This work is licensed under the Creative Commons Attribution-NoDerivs 3.0 Unported License. To view a copy of this license, visit <http://creativecommons.org/licenses/by-nd/3.0/> or send a letter to Creative Commons, 171 Second Street, Suite 300, San Francisco, California, 94105, USA.

### **Contributors to this document**

Copyright (C) 2013-2018 Texas Instruments Incorporated - <http://www.ti.com/>



---

Texas Instruments, Incorporated  
20450 Century Boulevard  
Germantown, MD 20874 USA

---

## Contents

---

Overview.....	1
LLD Dependencies .....	1
New/Updated Features and Quality .....	1
Resolved Incident Reports (IR) .....	12
Known Issues/Limitations.....	13
Licensing .....	13
Delivery Package .....	13
Installation Instructions.....	13
Directory structure.....	13
Customer Documentation List.....	14

# CPPI LLD version 02.01.00.13

## Overview

This document provides the release information for the latest CPPI Low Level Driver which should be used by drivers and application that interface with CPPI IP.

CPPI LLD module includes:

- Compiled library (Big and Little) Endian of CPPI LLD.
- Source code.
- API reference guide
- Design Documentation

## LLD Dependencies

LLD is dependent on following external components delivered in PDK package:

- CSL
- QMSS LLD
- RM LLD

## New/Updated Features and Quality

This is an **engineering release**, tested by the development team for early integration effort

### Release 2.1.0.13

- Updated buildlib.xs to add RULES\_MAKE macro to support build based on custom Rules.make

### Release 2.1.0.12

- Added K2G support for library and tests

### Release 2.1.0.11

- Added Keystone II A15 lib and test support.
- Added Keystone I lib and test/example support
- Updated RTSC script to support device specific lib build

### **Release 2.1.0.10**

- Added Cppi\_closeDecRef API which decrements the CPPI instance reference count as long as reference count is greater than one. If the CPPI instance reference count is one (eg this is last instance closed) all Rx, Tx channel and Rx flow reference counts must be zero the close to succeed.
- Added RM protection to the register writes in Cppi\_open
  - Added new Cppi\_openStatus which returns a Cppi\_Result instead of the handle (handle is returned through a pointer). This enables user to see warning (CPPI\_WARN\_OPEN\_RM\_REGS) that RM rejected the register writes. If no task/process was able to do the register writes, the DMA won't start.
  - Existing API Cppi\_openStatus drops the return result (as before). This means application could fail if nobody configures the registers.
  - If RM policy is left alone existing cases should work using Cppi\_open. If RM is used to limit who can write to registers, use Cppi\_openStatus instead to make sure someone does initialize.
- Linux examples and tests connect to new RM Server socket interface

### **Release 2.1.0.9**

- Changed device specific shared library soname to a common name.

### **Release 2.1.0.8**

- Added new RM OSAL function stub in tests and examples.

### **Release 2.1.0.7**

- Changed Cppi\_channelClose() to avoid disabling the hardware if other users are present discovered via RM.
- Added new RM OSAL function stub in tests and examples.

### **Release 2.1.0.6**

- Merged Cppi\_txChannelOpenWithHwCfg API from Appleton baseline to support FM IO Halt functionality on k2 devices.

### **Release 2.1.0.5**

- Added new OSAL functions for QM lld in test and examples
- Moved Cppi\_CpDma enum from cs\_l\_cppi.h to cppi\_drv.h since it really belongs to LLD.
- Remove cs\_l\_device.h and cs\_l\_cppi.h includes from cppi\_lld source/header except cppi\_device.c. This removes build dependence on device defines. Note: this could break other code that magically worked due to unnecessary includes sourced via cppi. This means application should have included cs\_l\_device.h itself.
- Added XGE to cppi\_device for k2e, and removed qm2/qm3 qm\_base from cppi\_device for k2e and k2l.

### **Release 2.1.0.4**

- Add debug flags “-mn -g” to default compiler options

### **Release 2.1.0.3**

- Sync to 2.0.0.13 for k2e/k2l

### **Release 2.1.0.2**

- Sync to 2.0.0.12 for k2e/k2l
- Add IQN defines.

### **Release 2.1.0.1**

- Add internal CPPI engine for netss, and Cppi\_initDescriptorSubSys which allows initialization of descriptors used by the new subsystem in netss in k2l/k2e.

### **Release 2.1.0.0**

- Support for TCI1504K2E (k2e) and TCI6630K2L (k2l) devices on top of 2.0.0.9

### **Release 2.0.0.13**

- Added shared object library support for ARM user space applications

### **Release 2.0.0.12**

- Add RM to cpptest.out and cpptestExample.out for the ARM. This requires starting rm server with following command line:
  - rmServer.out rm/device/k2h/global-resource-list.dtb  
rm/device/k2h/policy\_dsp\_arm.dtb

### **Release 2.0.0.11**

- Remove warnings for -Wunused-parameter for gcc (arm).
- Remove warnings from -Wall on ARM
- Add XGE to k2k but not k2h. Add support to reject DMAs not supported on device.
- Cppi\_initDescriptor() API can returns incorrect queue for descriptor return queue

### **Release 2.0.0.10**

- Update for Yocto Build Recipe support
- Update to makefiles to support Linaro tool chain: 2013.03 version
- Make example and unit test work on both DSP and ARM
  - Note: in order to run on ARM, it requires loading and activating kernel module which opens memory protection for the QM/CPPI to user space. This must be done once per boot of EVM.

```
insmod hplibmod.ko  
cat /proc/netapi
```

- Make all QM and CPPI examples “restartable” from the ARM. This means each can be run sequentially (or multiple times) without rebooting the EVM.

#### **Release 2.0.0.9**

- Fix Cppi\_initDescriptor() calling Qmss\_getMemRegDescSize() with backwards arguments.
- Fully integrated Keystone II RM. If RM Server Handle equals NULL the LLD will operate in backwards compatibility mode as if RM does not exist. The CPPI test and example projects have been updated to use RM.

#### **Release 2.0.0.8**

- Aligned Resource Manager callouts with new Keystone II RM APIs. Only RM Service Handle equals NULL has been tested with LLD.

#### **Release 2.0.0.7**

- Synchronize with keystone 1. Rebase to 1.0.2.4 from 1.0.2.3 (see below).
- Remove cpqi\_types.h/qmss\_types.h since LLDs use c99 types. No longer need to add ti/drv/qmss and ti/drv/cppi as include paths.

#### **Release 2.0.0.6**

- Fixed errors found in user mode LLDs example/test projects building

#### **Release 2.0.0.5**

- Bug fixes.
- Renamed the device specific folders as per new naming conventions.
- Support for TCI6636K2H device (k2h).

#### **Release 2.0.0.4**

- Updates for using auto-generated cslr\_device.h and csl\_device\_interrupt.h files.

#### **Release 2.0.0.3**

- Modification for single LLD library to work for all platforms. Moved the default location of C66x libraries to lib\c66x inside component directory

- Build support for ARMv7 user mode target. Limited build verification in this release.

### **Release 2.0.0.2**

- Add missing peripherals to cpqi\_device.c
- Add consistency check for cpqi\_device.c, that causes Cppi\_init() to return error if the device table is bad.

### **Release 2.0.0.1**

- Modify the unit test to be device independent by removing hardcoded qm base address. Instead allow new feature to take base addresses from cpqi\_device.c to take effect.
- Cache coherence fixes for refCnt.

### **Release 2.0.0.0**

- Add configuration of the QM base addresses. Assuming the cpqi\_device.c is used, this operation is completely transparent to the user.
- KeyStone2 devices have new directory structure for devices, example and test folders

### **Release 1.0.2.4**

- Change cpqi\_device.c to remove (void \*) casts and replace with the actual types. This allows cpqi\_device.c to be compiled with a c++ compiler.
- Clarify documentation for rx flow size thresholds (only comments changed, no functional change to code).

### **Release 1.0.2.3**

- Remove memset() and memcpy() prototypes from cpqi\_osal.h and replace with #include<string.h> to avoid introducing side effects of removing the prototypes from user code.
- Modify Cppi\_setPSData to return the address of the PSData after it is set (which can be used to optimize code which uses this location several times).
- Add a #include <cpqi\_listlib.h> to cpqi\_heap.h, since the heap uses listlib functions (no functional change)

### **Release 1.0.2.2**

- Add 128 bytes of padding to Cppi\_Object. This is necessary to ensure linker doesn't place an unrelated object in the same cache line as Cppi\_Object.

### **Release 1.0.2.1**

- CPPI manages its own heap. This allows CPPI to allocate 1K chunks of memory from system heap then manage cache within its own sandbox. Memory is only released to system when Cppi\_exit() is called. This removes the restriction that CPPI have a dedicated heap when using shared memory. The shared heap itself must still be shared memory

capable such that it manages the cache for its own internal structures, such as HeapMemMP from SYS/BIOS. When running multicore, Osal\_cppeiCsEnter() must be correctly implemented, such that only one core can touch any part of the cache-aligned 1K chunks at any given time.

- This also allows the use of static memory that can optionally be passed in via Cppi\_IntiCfg. This may aid system integrators who don't want to use any form of malloc().

#### **Release 1.0.2.0**

- *Fixed multicore cache coherence and critical section issues. Please note the documentation in CPPI\_QMSS\_LLD\_SDS.pdf that requires that CPPI use a dedicated heap when using shared memory for the channel heap.*

#### **Release 1.0.1.5**

- Modified example project configuration file to support devices with fewer number of cores

#### **Release 1.0.1.4**

- Added support for Resource Manager LLD. For all existing applications there are no API modifications required. The Cppi\_startCfg API has been added to configure use of the RM LLD if desired.

#### **Release 1.0.1.3**

- Release adds examples and unit test code to demonstrate Linux User Mode LLD usage for ARM processor. Support only applicable for devices with ARM processor.

#### **Release 1.0.1.2**

- Release includes modifications to support User Mode access for ARM processor. Support only applicable for devices with ARM processor.

#### **Release 1.0.1.1**

- Additional device support

#### **Release 1.0.1.0**

- **SDOC M00085084** – Prefix listlib APIs in CPPI LLD to avoid conflicts with other listlib APIs used in the system
- **SDOC M00083379** – Compiler remarks in cppei\_desc.h

#### **Release 1.0.0.16**

- Added auto generation of LLD version number and Makefile
- Fixed missing cache writeback in Cppi\_channelClose() and Cppi\_closeRxFlow() when the channel is not freed due to additional references.

#### **Release 1.0.0.15**



- Updated cache invalidation and writeback OSAL APIs to use mfence. Added XMC prefetch buffer invalidation.

### **Release 1.0.0.14**

- Changes for limiting doxygen requirement only during the release
- Copyright modification to TI BSD

### **Release 1.0.0.13**

- Updated test code.
- Added project txt files to enable auto project creation for example and test projects

### **Release 1.0.0.12**

- Queue Proxy is not modeled in the simulator. Added flag **SIMULATOR\_SUPPORT** to handle the unsupported feature in qmss\_mgmt.h. Ensure the example and test projects define this flag to differentiate between simulator and device. Pre-built library is compiled with this flag turned off.

### **Release 1.0.0.11**

- C66 Target support
- Modifications to the LLD to be device independent.
  - CPPI API changed from  
     Cppi\_Result Cppi\_init (void);  
     to  
     Cppi\_Result Cppi\_init (Cppi\_GlobalConfigParams \*cpplGblCfgParams);
  - Link device specific file **cppl\_device.c** in the driver/application.
  - Add an external reference to device specific configuration  
     extern Cppi\_GlobalConfigParams cpplGblCfgParams;
  - Deprecated APIs Cppi\_setCompletionTag() and Cppi\_getCompletionTag()
  - Deprecated rx\_size\_thresh3\_en field from Cppi\_RxFlowCfg data structure.
  - Added new descriptor field manipulation APIs
    - Cppi\_setDataLen(), Cppi\_getDataLen(), Cppi\_setSoftwareInfo0(), Cppi\_getSoftwareInfo0(), Cppi\_setSoftwareInfo1(), Cppi\_getSoftwareInfo1(), Cppi\_setSoftwareInfo2(), Cppi\_getSoftwareInfo2(), Cppi\_setOrigBufferpoolIndex(), Cppi\_getOrigBufferpoolIndex(), Cppi\_incrementRefCount(), Cppi\_decrementRefCount(), Cppi\_getRefCount()
  - Software workaround for PS location bug – The PS location is not updated correctly in the host descriptor. Change the get Cppi\_getPSData() API to workaround the above issue. The API changed from  
     Cppi\_Result Cppi\_getPSData (Cppi\_DescType descType, Cppi\_Desc \*descAddr, uint8\_t \*\*dataAddr, uint32\_t \*dataLen)  
     To

```
static inline Cppi_Result Cppi_getPSData (Cppi_DescType descType,
Cppi_PSLoc location, Cppi_Desc *descAddr, uint8_t **dataAddr, uint32_t
*dataLen)
```

- Added new APIs to get LLD version ID and Version String
  - uint32\_t Cppi\_getVersion (void);
  - const char\* Cppi\_getVersionStr (void);

### **Release 1.0.0.10**

- Prebuilt libraries are both ELF and COFF. Examples and test projects are ELF only.
- Removed cpqi instance count. Make sure the application calls Cppi\_init() APIs once. When using multicore application, application **MUST** provide synchronization between cores such that slave cores wait on master core to finish Cppi\_init() before calling Cppi\_open() API.
  - An example is provided in “sample” example.
  - Deprecated error return codes **CPPI\_ALREADY\_INITIALIZED**, **CPPI\_NOT\_INITIALIZED**
- Added cache coherency hooks.
  - Added cache coherency callouts for cache invalidation and writeback. The cache hooks are only in control path. No cache coherency operations are performed in data path.
  - OSAL has been modified to add OSAL implementation of callouts for L1 and L2 caches (L2 is commented out right now). Refer to *cpqi\_osal.h* and *sample\_osal.c*  
 When using CPPI in multicore application, the heap for CPPI LLD memory allocation is placed in shared memory. This **MUST** be a separate heap used only by CPPI to avoid false sharing issues when caches are enabled.
  - ” sample” example has been modified to configure L2 caches and MPAX for address translation. It is currently commented out under **L2\_CACHE** define.
- Changed library optimization level from o3 to o2. Removed deprecated option ml3.
- Removed defines **QT** and **QT\_WORKAROUND** from examples and test code.

### **Release 1.0.0.9**

- Migration of LLD from COFF to ELF. Prebuilt libraries are ELF only.

### **Release 1.0.0.8**

- Modifications to LLD to conform to CPPI 4.2.11 spec

- Changes to global CPPI configuration structure passed in Cppi\_open API. Memset the Cppi\_CpDmaInitCfg configuration structure to zero if you don't want to change the default values for fields listed below.
  - New timeoutCount variable is added to Cppi\_CpDmaInitCfg to configure timeout after buffer starvation.
  - New writeFifoDepth variable is added to Cppi\_CpDmaInitCfg to configure write arbitration FIFO depth.
  - Configurable QM base address. Allows configuring of QM base addresses in order to allow overlapping QMs.
- Receive flow configuration structure changes.
  - The values that can be assigned to rx\_dest\_tag\_lo\_sel, rx\_dest\_tag\_hi\_sel, rx\_src\_tag\_lo\_sel, rx\_src\_tag\_hi\_sel has changed. Please refer to Cppi\_RxFlowCfg structure for details
  - When configuring rx\_size\_thresh0, rx\_size\_thresh1, rx\_size\_thresh2, specify the actual packet size. The LLD will translate it to the configurable value by right shifting the packet size.
  - In order to avoid confusion when setting the threshold enable mask, the configuration has changed.  
 rx\_size\_thresh\_en is deprecated. 4 new fields rx\_size\_thresh0\_en, rx\_size\_thresh1\_en, rx\_size\_thresh2\_en, rx\_size\_thresh3\_en are provided to specify which thresholds must be enable. The LLD will calculate the threshold mask.
- CPDMA loopback enable
  - Added new APIs to get (Cppi\_getCpdmaLoopback()) and set (Cppi\_setCpdmaLoopback()) CPDMA loopback enable bit.
- INTD is modeled in simulator. If you are using accumulator to generate interrupts, you need to acknowledge them after processing in order to receive further interrupts.

<pre>Qmss_ackInterrupt (cfg.channel, 1); Qmss_setEoiVector (Qmss_IntdInterruptType_HIGH, cfg.channel);</pre>
--

cfg.channel is the accumulator channel used. Refer to the API documentation for further details.

Modified examples and test project to remove QT define.

- Changed XDC tools version to 3.16.02.32 in examples and test projects.
- Changed sample project to use IPC version to 1.20.00.21
- Removed QT\_WORKAROUND from examples for internal linking RAM use and disabling accumulator.

## **Release 1.0.0.7**

- Modified types from XDC to C99
- Changed all source, header, and example code to reflect CSL include path change.

### **Release 1.0.0.6**

- This release is for workarounds for issues found during testing. The workarounds are compiled under **QT\_WORKAROUND** define.
- The examples and test cases are modified for QT. Define **QT** and **QT\_WORKAROUND** (defined by default) to run the examples and testcases on QT.
- Packets are not transmitted out when QM base address in CPPI is configured.
- Internal linking RAM causes CCS to hang. Use external(L2) linking RAM instead.
- Accumulator cannot be disabled. The PDSP firmware does not clear the command causing the API to loop indefinitely.
- Monolithic packets are received with zero packet length. Data and protocol specific data are not present in the received packet.
- Packet length is read as zero when descriptor is popped by reading register C and D.

### **Release 1.0.0.5**

- Modifications to LLD to conform to CPPI 4.2.10 spec
  - Changed on-chip field in the monolithic descriptor to return push policy. On-chip is no longer supported.
    - Moved returnPushPolicy from Cppi\_HostDescCfg to Cppi\_DescCfg.
  - Changed maximum supported transmit channels for packet accelerator subsystem (PASS) to 9.

### **Release 1.0.0.4**

- Modified examples and test code to remove references deprecated API Qmss\_getQueuePendingStatus()

### **Release 1.0.0.3**

- Modifications to LLD to conform to CPPI 4.2.9 spec
  - Teardown is no longer supported.
    - Removed enum Cppi\_DescType\_TEARDOWN.
    - Removed teardown descriptor definition Cppi\_TearDownDesc
    - Removed API Cppi\_getTdInfo(), used to get teardown information from descriptor

- Removed free teardown descriptor queue information freeTdQueue from configuration structure Cppi\_CpDmaInitCfg
  - Removed queue information tdQueue on which the teardown descriptor will be queued from transmit channel configuration Cppi\_TxChInitCfg structure
- Changed Enum Cppi\_CpDma\_FFTC\_CPDMA to include 2<sup>nd</sup> instance of FFTC. The new enums are Cppi\_CpDma\_FFTC\_A\_CPDMA and Cppi\_CpDma\_FFTC\_B\_CPDMA
- Changed CPPI global configuration structure Cppi\_GlobalConfigParams to include FFTC\_B instance
- Internal linking RAM use is supported. CPPI examples are modified to use internal linking RAM. The same can be done in the application. LLD will configure linking RAM0 address to internal linking RAM address if a value of zero is specified in linkingRAM0Base parameter. LLD will configure linking RAM0 size to maximum internal linking RAM size if a value of zero is specified in linkingRAM0Size parameter
- Device specific sample configuration is built within the driver. They are located within the device directory. There is no need to add/link the file to the project. Remove sample\_cppi\_cfg.c from example .project files. Remove external reference to sample\_cppiGblCfgParams.
- Device specific configuration parameter has been removed from init API. The API has changed to  
Cppi\_Result Cppi\_init (Void)
- Added queue manager base address to CPPI global configuration structure Cppi\_GlobalConfigParams.
- Following IRs against simulator are verified

IR Parent/ Child Number	Severity Level	IR Description
SDSCM0 0033867	Major	CPPI Keystone Simulator Bug - CPPI packet length not handled correctly when PS is in SOP.
SDSCM0 0033868	Major	CPPI Keystone Simulator Bug – On receive, PS data is not offset by sop_offset specified in Rx flow when PS is in SOP.

### **Release 1.0.0.2**

- Modifications to LLD to conform to CPPI 4.2.7 spec
  - Rx flow configuration – Cppi\_RxFlowCfg structure changes.
    - Fields rx\_swdb\_present and rx\_tstamp\_present are combined and the new field is called rx\_einfo\_present.

- Monolithic descriptor – Cppi\_MonolithicDesc structure change
  - Added a Reserved field to align the monolithic descriptor to 32 bytes when optional data is present. The data offset should be increased by 4 bytes for monolithic descriptors when the EPIB block is used.
- Transmit channel configuration – Cppi\_TxChInitCfg structure change
  - 3 new fields filterEPIB, filterPS and aifMonoMode must be initialized when configuring a transmit channel.
- Setting original buffer information is decoupled from the Cppi\_setData() API. A new API Cppi\_setOriginalBufInfo() is provided to set the original buffer information.
- The sample\_cppiGblCfgParams structure in sample\_cppi\_cfg.c is updated for FFTC\_B defines.
- Shared memory allocation
  - Shared memory cannot be allocated using the BIOS Memory\_alloc() API. If the CPPI resources such as channels, flows are opened from more than 1 core, the handles must be allocated from shared memory. IPC package is used to allocate shared memory. The “sample” example project in CPPI LLD depicts the use model.

#### **Release 1.0.0.1**

- Changed OSAL critical section APIs to be more generic.  
Instead of passing the key as an input parameter to the enter function (as was previous version), changed it such that OSAL creates the handle instead of the caller. OSAL creates the unique handle in CS enter, handle is a return parameter. From the LLD perspective it is an opaque handle that is passed to the CS exit function.
- Changed number of channels, flows from 128 to 129 for AIF CPDMA in sample\_cppiGblCfgParams(sample\_cppi\_cfg.c)
- CPPI LLD help integrated with the CCSv4 Eclipse Help subsystem

#### **Release 1.0.0.0**

- Initial release of low level driver

## **Resolved Incident Reports (IR)**

Table 1 provides information on IR resolutions incorporated into this release.

**Table 1 Resolved IRs for this Release**

IR Parent/ Child Number	Severity Level	IR Description
----------------------------	-------------------	----------------

IR Parent/ Child Number	Severity Level	IR Description
PRSDK-2194	NA	Add RTOS Installer script to autoset SDK_INSTALL_PATH

## Known Issues/Limitations

IR Parent/ Child Number	Severity Level	IR Description

## Licensing

Please refer to the software Manifest document for the details.

## Delivery Package


There is no separate delivery package. The CPPI LLD is being delivered as part of PDK.

## Installation Instructions

The LLD is currently bundled as part of Platform Development Kit (PDK). Refer installation instruction to the release notes provided for PDK.

## Directory structure

The following is the directory structure after the CPPI LLD package has been installed:



The following table explains each individual directory:

Directory Name	Description
ti/drv/cppi	The top level directory contains the following:- <ol style="list-style-type: none"> <li><u>Environment configuration batch file</u> The file “setupenv.bat” is used to configure the build environment for the CPPI low level driver.</li> <li><u>XDC Build and Package files</u> These files (config.bld, package.xdc etc) are the XDC build files which are used to create the CPPI package.</li> <li><u>Exported Driver header file</u> Header files which are provided by the CPPI low level driver and should be used by the application developers for driver customization and usage.</li> </ol>
ti/drv/cppi/build	The directory contains internal XDC build related files which are used to create the CPPI low level driver package.
ti/drv/cppi/device	The directory contains the device specific files for the CPPI low level driver.
ti/drv/cppi/docs	The directory contains the CPPI low level driver documentation.
ti/drv/cppi/example	The “example” directory in the CPPI low level driver has the infrastructure mode example.
ti/drv/cppi/include	The “include” directory has private CPPI low level driver header files. These files should not be used by application developers.
ti/drv/cppi/lib	The “lib” folder has pre-built Big and Little Endian libraries for the QMSS low level driver along with their <u>code/data size information</u> .
ti/drv/cppi/package	Internal CPPI low level driver package files.
ti/drv/cppi/src	Source code for the CPPI low level driver.
ti/drv/cppi/test	The “test” directory in the CPPI low level driver has unit test cases which are used by the development team to test the CPPI low level driver.
eclipse	The “eclipse” directory has files required to integrate CPPI low level driver documentation with Eclipse IDE’s Help Menu.

## Customer Documentation List

Table 2 lists the documents that are accessible through the /docs folder on the product installation CD or in the delivery package.

**Table 2 Product Documentation included with this Release**

Document #	Document Title	File Name
1	API documentation (generated by Doxygen)	docs/cppilldDocs.chm



Document #	Document Title	File Name
2	Design Document	docs/CPPI_QMSS_LLD_SDS.pdf
3	Software Manifest	docs/CPPI_LLD_SoftwareManifest.pdf